Synthesis of Area - E cient andHigh - Throughput Rate
نویسندگان
چکیده
We propose two design methodologies for synthesis of area-eecient Data Format Converters (DFCs) with high throughput rate. DFCs are grouped into various classes according to the speciication of design parameters. The rst design methodology is suitable for design of many representative classes of DFCs. The designs using this methodology are based on a two-dimensional architecture. They have maximum throughput rate and are area-eecient. Various design examples are shown to demonstrate improved performance, exibility and usefulness of this design methodology. For several representative problems, the area requirements of our designs are compared against those obtained by earlier design methodologies. For all the problems considered, this methodology leads to compact designs. The second design methodology employs an architecture using dual buuers. The simple and regular architecture using dual buuers leads to area-eecient DFCs. The design procedure using this methodology is simple and can reduce the design eeort in many applications. Data format converter (DFC) is a hardware interface module employed to reorganize the format of the transferred data between various processing modules with diierent I/O format requirements 1, 2, 3]. Data format conversion is required in many signal/image processing applications such as two-dimensional Discrete Fourier Transform 4], low-level vision applications, and video coding/decoding (codec) 5, 6], video pre-/post-processing, image scaling etc.. For example , consider the design of a VLSI system for an 1 application based on a video compression standard such as H.263 7, 8, 9]. The system consists of two parts, the video processing part and the video compression part. In the video processing part, the format of the image grabbed from a video camera and the format of the image required in the video compression system are different. For pre-processing and post-processing of video, data format conversion is required during image scaling. Format conversion to and from the standard image formats such as CIF and QCIF is essentially a data format conversion problem. In the video compression part, there are various processing modules, and data format conversion is required within the modules as well as between successive modules. Specii-cally, data format conversion is required during the computation of two-dimensional Discrete Cosine Transform, and between the Quantizer and the Variable Length Coding module. Data format conversion is also required to perform diier-ent modes of the motion estimation module such as half-pixel computation and multi-resolution search (when a fast search algorithm is used) 7, 8]. The design of data format converters …
منابع مشابه
Design of an Area-Efficient High-Throughput Shift-Based LDPC decoder
An area-e±cient high-throughput shift-based LDPC decoder architecture is proposed. The specially designed (512, 1,024) parity-check matrix is e®ective for partial parallel decoding by the min-sum algorithm (MSA). To increase throughput during decoding, two data frames are fed into the decoder to minimize idle time of the check node unit (CNU) and the variable node unit (VNU). Thus, the throughp...
متن کاملIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS 1 Synthesis of Pipelined DSP
1 Synthesis of Pipelined DSP Accelerators with Dynamic Scheduling P. Schaumont, B. Vanthournout, I. Bolsens, H. De Man, Fellow, IEEE Abstract|To construct complete systems on silicon, application speci c DSP accelerators are needed to speed up the execution of high throughput DSP algorithms. In this paper, a methodology is presented to synthesize high throughput DSP functions into accelerator p...
متن کاملData traffic scheduling algorithm for multiuser OFDM system with adaptive modulation considering fairness among users
Orthogonal frequency division multiplexing (OFDM) is regarded as a very promising digital modulation technique for achieving high rate transmission. However, the increasing number of wireless data users and the deployment of broadband wireless networks have brought about issues of fairness among users and system throughput. In this paper, we propose an e"cient scheduling algorithm to maximize s...
متن کاملE cient Use of Large Don't Cares in High-Level and Logic Synthesis
This paper describes optimization techniques using don't-care conditions that span the domain of highlevel and logic synthesis. The following three issues are discussed: 1) how to describe and extract don't-care conditions from high-level descriptions; 2) how to pass don't-care conditions from high-level to logic synthesis; and 3) how to optimize the logic using don't-care conditions. E cient t...
متن کاملEecient Minarea Retiming of Large Level-clocked Circuits
Delay-constrained area optimization is an important step in synthesis of VLSI circuits. Minimum area (minarea) retiming is a powerful technique to solve this problem. The minarea retiming problem has been formulated as a linear program; in this work we present techniques for reducing the size of this linear program and e cient techniques for generating it. This results in an e cient minarea ret...
متن کامل